Mixed Signal Design Engineer (RDSS Intern)
NVIDIA
On-site 🏢 15 November
R&D, Innovation
Taipei, Taiwan 🇹🇼 Hsinchu, Taiwan 🇹🇼
We are looking for a Mixed-Signal/Analog/IO Circuit Design Engineer (RDSS Intern) – someone who is excited to join a growing group of diverse individuals responsible for handling challenge high-speed memory interface designs.
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence.
What you'll be doing:
Mixed-Signal/Analog circuit design for High Speed Memory I/O Interfaces
Solve challenge of circuit designs in deep submicron CMOS FinFET processes
Take designs through productization and be involved in all stages of development
Work with multi-functional teams to optimize the designs
What we need to see from you:
MSEE or equivalent experience.
A teammate with good interpersonal skills
System level timing budgets, specs and analysis
In-depth understanding of deep submicron CMOS FinFET process and circuit design issues
Familiarity with device reliability, ESD and Latch-Up requirements
Supervise layout development and understand all ESD/Latch-Up, reliability rules
Broad circuit design and implementation knowledge with significant depth
Working Knowledge of package substrate, board design and power delivery is a plus.
Background with Cadence custom design tools, various circuit simulators like Hspice, XA, FineSim, Spectre
Working knowledge of Verilog, Nanotime, Matlab is plus
Hands on with Lab test and measurement equipment is a plus
We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
Similar jobs
2025 Applied Scientist Internship, Amazon University Talent Acquisition
On-site 🏢 01 October
R&D, Innovation
Aachen, Germany 🇩🇪 Berlin, Germany 🇩🇪 Tuebingen, Germany 🇩🇪 Munich, Germany 🇩🇪
Mixed Signal Design Engineer (RDSS Intern)
On-site 🏢 31 October
R&D, Innovation
Hsinchu, Taiwan 🇹🇼 Taipei, Taiwan 🇹🇼
Logic and Digital Circuit Design Engineer - New College Grad 2025
On-site 🏢 New 🔥🔥
R&D, Innovation
California, United States 🇺🇸
Student / Intern_Oracle Labs
On-site 🏢 New 🔥🔥
R&D, Innovation
Zurich, Switzerland 🇨🇭
Silicon Validation Engineer (RDSS Intern)
On-site 🏢 22 October
R&D, Innovation
Taipei, Taiwan 🇹🇼
PhD Intern, Applied Research Scientist Retriever - Fall 2025
On-site 🏢 30 April
R&D, Innovation
California, United States 🇺🇸
Research Assistant - PFE 2025
On-site 🏢 19 March
R&D, Innovation
Casablanca, Morocco 🇲🇦
Share this job, spread the word!